


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
Search: [The ACM Digital Library](#) [The Guide](#)
[code offline online cache](#)

 Searching within **The ACM Digital Library** for: [code offline online cache](#) ([start a new search](#))

Found 515 of 277,885

REFINE YOUR SEARCH

▼ Refine by Keywords

[code offline online cache](#)

Discovered Terms

▼ Refine by People

[Names](#)
[Institutions](#)
[Authors](#)
[Editors](#)
[Reviewers](#)

▼ Refine by Publications

[Publication Year](#)
[Publication Names](#)
[ACM Publications](#)
[All Publications](#)
[Content Formats](#)
[Publishers](#)

▼ Refine by Conferences

[Sponsors](#)
[Events](#)
[Proceeding Series](#)
Search Results
[Related Journals](#)
[Related Magazines](#)
[Related SI](#)
Results 1 - 20 of 515

Sort by

[Save results to a Binder](#)

Result page:

1 Fast online pointer analysis

 Martin Hirzel, Daniel Von Dincklage, Amer Diwan, Michael Hind
 April 2007 **Transactions on Programming Languages and Systems**
Publisher: ACM [Request Permissions](#)

 Full text available: [Pdf](#) (430.96 KB)

 Additional Information: [full citation](#), [abs](#)
Bibliometrics: Downloads (6 Weeks): 15, Downloads (12 Months): 120, Downl

Pointer analysis benefits many useful clients, such as compiler optimization. However, analyzing common programming language features such as dynamic loading, reflection, and garbage collection makes pointer analysis difficult. ...

Keywords: Pointer analysis, class loading, native interface, reflection

2 Reducing the harmful effects of last-level cache polluters with an OS

Livio Soares, David Tam, Michael Stumm

 November 2008 **MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitectures**
Publisher: IEEE Computer Society

 Full text available: [Pdf](#) (681.23 KB)

 Additional Information: [full citation](#), [abs](#)
Bibliometrics: Downloads (6 Weeks): 9, Downloads (12 Months): 152, Downl

It is well recognized that LRU cache-line replacement can be ineffective for applications with localized memory access patterns. Specifically, in last-level processor caches, inserting non-reuseable ...

3 LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation

Chris Lattner, Vikram Adve

 March 2004 **CGO '04: Proceedings of the international symposium on Compiler construction and runtime optimization**
Publisher: IEEE Computer Society

 Full text available: [Pdf](#) (256.90 KB)

 Additional Information: [full citation](#), [abs](#)
Bibliometrics: Downloads (6 Weeks): 44, Downloads (12 Months): 286, Downl

This paper describes LLVM (Low Level Virtual Machine), a compiler framework for performing lifelong program analysis and transformation for arbitrary programs, by performing compiler transformations at compile-time. ...


4
Dynamic Class Hierarchy Mutation
ADVANCED SEARCH
[Advanced Search](#)
FEEDBACK
[Please provide us with feedback](#)

Found 515 of 277,885

Lixin Su, Mikko H. Lipasti

March 2006 **CGO '06**: Proceedings of the International Symposium on Co

Publisher: IEEE Computer Society

Full text available:  Pdf (377.30 KB)

Additional Information: [full citation](#), [abs](#)

Bibliometrics: Downloads (6 Weeks): 2, Downloads (12 Months): 19, Download


Class hierarchies in object-oriented programs are used to capture various
represent, allowing programmers to encapsulate common attributes in the
in lower-level ...

5 A multi-version cache replacement and prefetching policy for hybrid c

André Seifert, Marc H. Schöll

August 2002 **VLDB '02**: Proceedings of the 28th international conference c

Publisher: VLDB Endowment

Full text available:  Pdf (202.49 KB)

Additional Information: [full citation](#), [abs](#)

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 21, Download


This paper introduces MICP, a novel multiversion integrated cache repla
efficient cache and transaction management in hybrid data delivery netw
and sporadically ...

6 Optimal multistream sequential prefetching in a shared cache

 Binny S. Gill, Luis Angel D. Bathen

October 2007 **Transactions on Storage (TOS)** . Volume 3 Issue 3

Publisher: ACM 

Full text available:  Pdf (1.04 MB)


Additional Information: [full citation](#), [abs](#)

Bibliometrics: Downloads (6 Weeks): 22, Downloads (12 Months): 110, Downl

Prefetching is a widely used technique in modern data storage systems.
prefetching algorithms known as *sequential prefetching*. There are two
sequential prefetching ...


Keywords: Adaptive prefetching, asynchronous prefetching, cache poll
multistream read, optimal prefetching, prefetch wastage, prestaging, se
trigger distance

7 New results on web caching with request reordering

 Susanne Albers

June 2004 **SPAA '04**: Proceedings of the sixteenth annual ACM symposi
architectures

Publisher: ACM 


Full text available:  Pdf (186.52 KB)

Additional Information: [full citation](#), [abs](#)

Bibliometrics: Downloads (6 Weeks): 2, Downloads (12 Months): 19, Download

We study web caching with request reordering. The goal is to maintain
requests can be served at low cost. To improve cache hit rates, a limited
[6], who recently ...

⁸ LLVA: A Low-level Virtual Instruction Set Architecture

Full text available:  Pdf (196.08 KB)

Additional Information: full citation, abv

Bibliometrics: Downloads (6 Weeks): 7. Downloads (12 Months): 92. Download

A virtual instruction set architecture (V-ISA) implemented via a processor provides great flexibility to processor designers. Recent examples such as Crusoe hardware instruction ...

9 Mostly static program partitioning of binary executables

Ele Yardimci, Michael Franz

June 2009 Transactions on Programming Languages and Systems

Publisher: ACM  Request PermissionsFull text available: Pdf (2.23 MB)

Additional Information: full citation, abs

Bibliometrics: Downloads (6 Weeks): 32, Downloads (12 Months): 263, Download

We have built a runtime compilation system that takes unmodified sequential code and runs it on off-the-shelf multiprocessors using dynamic vectorization and loop-level parallelism. This system is the core of the **Microsoft Azure Batch** service. **Azure Batch** is purely software ...

Keywords: Continuous compilation and optimization, binary translator

10 Phase-based adaptive recompilation in a JVM

 Dayong Gu, Clark Verbrugge

April 2008 **CGO '08: Proceedings of the sixth annual IEEE/ACM international symposium on code generation and optimization**

Publisher: ACM

Full text available: Pdf (431.13 KB)

Additional Information: full citation, abs

Bibliometrics: Downloads (6 Weeks): 9, Downloads (12 Months): 63, Download

Modern JIT compilers often employ multi-level recompilation strategies also the most highly optimized, balancing optimization costs and expect code to compile and ...

Keywords: adaptive optimization, hardware counters, java, runtime te

11 System synthesis of synchronous multimedia applications

 Gang Gu, Miodrag Polkoniak

February 2003 **Transactions on Embedded Computing Systems (TECS)**

Publisher: ACM [Request Permissions](#)

Full text available: Pdf (286.29 KB)


Additional Information: full citation, abs

Bibliometrics: Downloads (6 Weeks): 17. Downloads (12 Months): 76. Download


Modern system design is being increasingly driven by applications such

communications, which have intrinsic quality of service (QoS) requirements. One of the most ...

Keywords: high-level embedded systems synthesis, on-chip memory

- 12 [The quest for scalable support of data-intensive workloads in distributed computing](#)
 Ioan Raicu, Ian T. Foster, Yong Zhao, Philip Little, Christopher M. Molett, June 2009 **HPDC '09: Proceedings of the 18th ACM international symposium on distributed computing**

Publisher: ACM 

Full text available:  Pdf (1.28 MB)

Additional Information: [full citation](#), [abstract](#)


Bibliometrics: Downloads (6 Weeks): 18, Downloads (12 Months): 217, Downloads

Data-intensive applications involving the analysis of large datasets often require resources, for which data locality can be crucial to high throughput and an approach that ...

Keywords: data diffusion, data management, data-aware scheduling, data

- 13 [Java object header elimination for reduced memory consumption in distributed computing](#)
 Kris Venstermans, Lieven Eeckhout, Koen De Bosschere, September 2007 **Transactions on Architecture and Code Optimization**

Publisher: ACM 


Full text available:  Pdf (722.38 KB)

Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 78, Downloads

Memory performance is an important design issue for contemporary computer processor/memory speed gap. This paper proposes a space-efficient Java virtual machine consumption of 64-bit Java virtual machines. ...


Keywords: 64-bit implementation, Java object model, Virtual machine, Virtual

- 14 [Caching XML Web Services for Mobility](#)
 May 2003 **Queue**, Volume 1 Issue 3


Publisher: ACM 

Full text available:  Html (35.15 KB),  Pdf (311.20 KB) Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 149, Downloads (12 Months): 1229, Downloads

- 15 [Simulation-based verification using Temporally Attributed Boolean Logic](#)
 S. K. Panda, Arnab Roy, P. P. Chakrabarti, Rajeev Kumar, September 2008 **Transactions on Design Automation of Electronic Systems**

Publisher: ACM 

Full text available:  Pdf (1.49 MB)

Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 5, Downloads (12 Months): 63, Downloads

We propose a specification logic called Temporally Attributed Boolean Logic which allows us to: (i) represent assertions succinctly, (ii) incorporate data

design intentions. ...

Keywords: Bus verification, instruction semantics verification, interrupt simulation based verification, temporal logic, timing verification

16 A two-phase escape analysis for parallel java programs



Kyungwoo Lee, Samuel P. Midkiff

September 2006 **FACT '06**: Proceedings of the 15th international conference on techniques

Publisher: ACM [Request Permissions](#)

Full text available: [PDF](#) (288.22 KB)

Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 5, Downloads (12 Months): 40, Downloads

Thread escape analysis conservatively determines which objects may be escaped. This analysis is useful for a variety of purposes—finding races in multithreaded synchronization, allocating ...

Keywords: compilation models, consistency models, escape analysis, java

17 HMTT: a platform independent full-system memory trace monitoring



Yungang Bao, Mingyu Chen, Yuan Huan, Li Liu, Jianping Fan, Qingbo Yuan, June 2008 **SIGMETRICS '08**: Proceedings of the 2008 ACM SIGMETRICS conference on modeling of computer systems

Publisher: ACM [Request Permissions](#)

Full text available: [PDF](#) (984.65 KB)

Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 14, Downloads (12 Months): 128, Downloads

Memory trace analysis is an important technology for architecture research, optimization, and application performance improvements. Many approaches such as simulation, binary ...

Keywords: DIMM, HMTT, memory trace, real system

18 Online expansion of rare queries for sponsored search



Andrei Broder, Peter Ciccolo, Evgeniy Gabrilovich, Vanja Josifovski, Donald E. Long, April 2009 **WWW '09**: Proceedings of the 18th international conference on World Wide Web

Publisher: ACM

Full text available: [PDF](#) (785.09 KB)




Additional Information: [full citation](#), [abstract](#)

Bibliometrics: Downloads (6 Weeks): 23, Downloads (12 Months): 213, Downloads

Sponsored search systems are tasked with matching queries to relevant documents. Matching algorithms expand the user's query using a variety of external information. These expansion-based ...




Keywords: query expansion, sponsored search, tail queries

19 Multiprocessor performance estimation using hybrid simulation

-  Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, June 2008 **DAC '08: Proceedings of the 45th annual Design Automation Conference**
Publisher: ACM  [Request Permissions](#)
 Full text available:  Pdf (858.95 KB) **Additional Information:** [full citation](#), [abstract](#)
Bibliometrics: Downloads (6 Weeks): 21, Downloads (12 Months): 128, Downloads (All Time): 128

With the growing number of programmable processing elements in today's designs, the synergy required for the development of the hardware architecture is also increasing. In this paper, we propose a hardware architecture for the development of the hardware architecture.

Keywords: HySim, MPSoC, address recovery, cache simulation, crossbar switch, estimation

- 20  Categorizing web search results into meaningful and stable categories
 Bill Kules, Jack Kustanowitz, Ben Shneiderman, June 2006 **JCDL '06: Proceedings of the 6th ACM/IEEE-CS joint conference on Digital Libraries**
Publisher: ACM  [Request Permissions](#)
 Full text available:  Pdf (460.86 KB) **Additional Information:** [full citation](#), [abstract](#)
Bibliometrics: Downloads (6 Weeks): 19, Downloads (12 Months): 142, Downloads (All Time): 142

When search results against digital libraries and web resources have limited meaningful and stable category information can enable better overview and analysis. This paper proposes six fast-feature techniques for categorizing web search results into meaningful and stable categories.

Keywords: browsing, categorization, classification, metadata, open directories

Result page:

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2010 ACM, Inc. [Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  Adobe Acrobat  QuickTime  Windows Media Player